

Contents

1	Introduction	1
1.1	Motivation	3
1.2	Research Questions and Contributions	6
1.3	Publications	7
1.4	Thesis Organization	9
2	Background	11
2.1	Field-Programmable Gate Arrays (FPGAs)	11
2.2	FPGA-SoCs	16
2.3	Memory used in FPGA-SoC Designs	19
2.4	Memory Virtualization	21
2.5	Summary	23
3	Related Work	25
3.1	Memory and Interface Evaluation of FPGA-SoCs	25
3.2	Frameworks and Tools for FPGA-SoC Design	29
3.3	Memory Virtualization for FPGAs	32
3.4	Summary	34
4	Memory Evaluation of FPGA-SoCs	35
4.1	Motivation	36
4.2	Design of IP cores	37
4.2.1	Write Engine	37
4.2.2	Read Engine	38
4.3	1st Generation of FPGA-SoCs	38
4.3.1	Memory Interfaces	39
4.3.2	Experimental Design and Bandwidth Analysis	40
4.3.3	Conclusions	55
4.4	2nd Generation of FPGA-SoCs	56
4.4.1	Memory Interfaces	56
4.4.2	Experimental Design and Bandwidth Analysis	58
4.4.3	Conclusions	65
4.5	Summary and Conclusions	66

5	Memory-Aware Performance Prediction on FPGA-SoCs	67
5.1	Motivation	67
5.2	Methodology	69
5.2.1	Memory Trace Generation	71
5.2.2	Memory Trace Conversion	73
5.2.3	Carrying out Memory Accesses on FPGA	74
5.2.4	Software Implementation Bandwidth Measurement	75
5.3	Timing Behavior	76
5.4	Application	79
5.4.1	Fast Analysis for Multiple Application Domains	80
5.4.2	In-depth Analysis of a Signal-processing Application	84
5.4.3	More Application Results	90
5.4.4	Application of Prior Knowledge	91
5.4.5	Energy Measurements	93
5.5	Summary and Conclusions	94
6	Memory Virtualization Support for FPGA-SoCs	95
6.1	Motivation	95
6.2	Design	97
6.3	Integration into Zynq-7000	99
6.4	Evaluation	100
6.5	Summary and Conclusions	103
7	Conclusions	105
7.1	Summary	105
7.2	Answers to Research Questions	107
7.3	Future Work	109
7.4	Recommendations	111
	List of Figures	113
	List of Tables	117
	List of Abbreviations	119
	Bibliography	123
	Literature	123